Two-dimensional (2D) semiconductors are promising material candidates for nextgeneration nanoelectronics. However, there are fundamental challenges related to their metalsemiconductor (MS) contacts which limit the performance potential for practical device applications. In this work, we exploit 2D monolayer hexagonal boron nitride (h-BN) as an ultrathin decorating layer to form a metal-insulator-semiconductor (MIS) contact, and demonstrate a novel diode-like selective enhancement of the carrier transport through it. Compared to the conventional MS contact, the MIS contact dominated by both thermionic emission and quantum tunneling can significantly reduce the contact resistance and boost the electron transport from the semiconductor to the metal, but has negligible effects on the electron transport oppositely. We also investigate the negative barrier height with the concept of carrier collection barrier, and show its critical role at the drain end for determining the overall transistor performance.
Introduction
Two-dimensional (2D) monolayer molybdenum disulfide (MoS2) as an n-type semiconducting transition metal dichalcogenides (TMDs) has been demonstrated as a promising material candidate for future ultra-scaled energy-efficient nanoelectronics [1] [2] [3] [4] because of ultrathin body with enhanced electrostatic gating and carrier confinement, suitable bandgaps, passivated surfaces, good intrinsic mobility, and mechanical flexibility, etc [5] [6] [7] [8] [9] [10] [11] . To fully explore the potential of monolayer MoS2 for practical device and circuit applications, there is a critical need of metal-semiconductor (MS) contact engineering and optimization which can lead to the maximization of device performance [12] [13] [14] . Especially for the extremely-scaled short-channel devices, the MS contact plays a more important role in carrier transport [15, 16] . To lower Schottky barrier height (SBH) at the MS interface and thus reduce contact resistance (Rc), a variety of approaches for MoS2-based nanoelectronic devices have been proposed. On the 2D semiconductor side, substitutional doping [13] , surface charge transfer doping [17] [18] [19] [20] , isoelectronic alloying [21] [22] [23] , hybridization [24] , and phase engineering [25] [26] can increase the carrier density of 2D semiconductors and thus reduce the contact barrier height. On the three-dimensional (3D) metal side, although the effect of the conventional work function engineering following the Schottky-Mott rule is limited primarily due to the unique Fermi level pinning effect in MoS2 [27] [28] [29] , it has been demonstrated that Al [30] , Sc and Ti [31] contacts can provide the low SBHs for electrons, compared to MoOx [32] , graphene oxide (GO) [33] , and NbS2 [34] with the low SBHs for holes.
Novel contact architecture such as one-dimensional (1D) edge contact [35, 36] and high-quality metal deposition condition such as ultra-high vacuum [37] can also yield the low Rc. In addition to the engineering on the semiconducting MoS2 and metals, contact decoration by introducing ultrathin foreign materials in between the metal and MoS2 has been proposed. For example, graphene as an electrically active semimetal can form a 2D-2D MS contact with MoS2, and the gate-controlled Fermi level tunability of graphene can assist to reduce the SBHs [38] [39] [40] [41] . As a comparison, the metal-insulator-semiconductor (MIS) contact has been proposed as well and various ultrathin insulators such as Ta2O5 [42] , TiO2 [43] [44] , and MgO [45] have been demonstrated to reduce Rc, introduce the Fermi level de-pinning effect, and consequently improve the device performance, primarily due to the reduction of the SBH, the suppression of metalinduced gap states and the formation of electric dipoles. Hexagonal boron-nitride (h-BN) as an atom-thick 2D layered insulator with a bandgap of ~6 eV has also been used to de-pin the Fermi level and lower the MIS Rc [46] [47] [48] [49] [50] . For this specific contact configuration, the insulating decoration layer should be thick enough to suppress the MS interfacial interaction, yet thin enough to provide a high tunneling probability for carrier transport through the insulator. As a result, there is a trade-off between the dominations of barrier height and tunneling resistance to obtain the lowest Rc.
In this work, we first demonstrate the improved contact condition and consequently the device performance of MoS2 FETs by using the MIS contact decorated by monolayer h-BN. Then, we discovered the underlying mechanisma novel diode-like selective enhancement of the carrier transport through the MIS contact, where the MIS contact can significantly reduce Rc and boost the electron transport from the semiconductor to the metal, but has negligible effects on the electron transport oppositely. Finally, we investigate the negative SBH with the concept of carrier collection barrier, and show its critical role at the drain end for determining the overall transistor performance.
Results
Device structures. For a comparative study, we fabricate three types of global-back-gate transistor architectures and measure four different transistor configurations depending on the assignment of source and drain: an MS-source MS-drain (MS-MS) FET, an MIS-source MIS-drain (MIS-MIS) FET, an MS-source MIS-drain (MS-MIS) FET, and an MIS-source MS-drain (MIS-MS) FET, as shown in Fig. 1 and Fig. S1 in Supporting Information. The MS contact is made by a Ti/Au (10 nm/100 nm) layer and monolayer MoS2 (~0.65 nm), and the MIS contact is made by adding a monolayer h-BN (~0.4 nm) [51, 52] between the Ti/Au layer and the monolayer MoS2. Both MoS2 and h-BN are synthesized by chemical vapor deposition (CVD) [53, 54] , and their monolayer structures are confirmed by Raman spectroscopy and atomic force microscopy (AFM). Especially, we design and fabricate all three types of the device architectures on a monolayer MoS2 triangular domain with identical geometries including channel length and width (see Methods). Therefore, the devices share the same quality of the MoS2 channel, and the difference of the device performance can be solely attributed to their contact conditions. We also fabricate transmission line measurement (TLM) devices to extract Rc with the MS and MIS contacts.
Output characteristics. For all four transistor configurations, a comparison of drain current density (JD) versus drain voltage (VD) at various gate voltages (VG) is performed in both linear and logarithmic scales at room temperature, as shown in Fig. 2 . There are several features to note. First, the JD-VD characteristics are not symmetric for the positive and negative VD even with the same type of the contacts at the source and drain, due to an asymmetric contact condition (i.e., the different contact area and thus the different Rc at the source and drain). Since each device is fabricated on a triangular corner, the device has a trapezoidal channel. We define the shorter metal contact as the source and the longer one as the drain for both the MS-MS and MIS-MIS FETs. The asymmetric factor, defined as the ratio of the current density magnitude at the positive VD to that at the negative VD, can be calculated as a function of VD for the MS-MS and MIS-MIS FETs, as shown in interface, and the surface potential, defined as the difference between the metal and semiconductor work function, completely locates at the semiconductor side. Whereas the MIS contact has a monolayer h-BN and a van der Waals (vdW) gap (~0.3 nm) [55] between Ti and MoS2. These additional barriers with a total thickness of ~1 nm is still thin enough to allow the quantum tunneling occur with a high tunneling probability, but is thick enough to share the original surface potential, so the band bending on the MoS2 side and thus the effective SBH are reduced, giving rise to a smaller Rc.
To further investigate the underlying mechanism of the MIS contact, here we include the asymmetric factor and reconstruct the output characteristics at VG = 40 V, as shown in Fig. 3 (ac) . Here the VD-dependent asymmetric factor is an average based on the values obtained from both the MS-MS and MIS-MIS FETs (see Fig. S2 in Supporting Information), and is applied to eliminate the asymmetry between the source and drain contacts. Compared to the MS-MS FET, it is intriguing to see that the MIS contact, either at the drain in the MS-MIS FET or at the source in the MIS-MS FET, shows a novel and strong selectivity for the carrier transport through it. The electron transport from the semiconductor to the metal is significantly enhanced by a factor of ~7 (e.g., at VD = 0.5 V for the MIS drain contact in Fig. 3 (a) and at VD = -0.5 V for the MIS source contact in Fig. 3 (b) ), but the transport from the metal to the semiconductor is negligibly affected (e.g., at VD = -0.5 V for the MIS drain contact in Fig. 3 (a) and at VD = 0.5 V for the MIS source contact in Fig. 3 (b) ). Whereas, the MIS-MIS FET does not possess this selectivity anymore, due to a back-to-back connection of two MIS contacts which are equivalently identical for the carrier transport from either direction (see Fig. 3 (c) ). The maximum JD obtained at VG = 40 V in this FET is enhanced by a factor of ~ 20 which is higher than those in any other device. Considering the description of JD-VD characteristics at a specific VG condition as JD = VD/Rtot = VD/(RcS+RcD+Rch), it is possible to visualize the impact of the MIS contact on the VD-dependent resistances, as shown in Fig. 3 (d-f ). Here Rtot, RcS (or RcD), and Rch are the total resistance, the contact resistance at the source (or at the drain), and the channel resistance, respectively. It is clear to see that the value of Rtot is significantly reduced by introducing the MIS drain contact at the positive VD, or the MIS source contact at the negative VD. Because both the MS Rc and Rch are consistent for all the devices, the reduction of Rtot directly indicates a decrease of Rc (ΔRc) by exploiting the MIS contact, as shown in Fig. 3 (g) . The value of ΔRC can reach up to ~400 Ωm (for the MIS drain contact at VD = 0.5 V and for the MIS source contact at VD = -0.5 V) only when the electrons transport from the semiconductor to the metal, but approximates zero for the electron transport oppositely.
Furthermore, by taking the sum of ΔRc from the MIS-MS and MS-MIS FETs, the overall reduction of Rc for the MIS-MIS FET can be estimated as a function of VD, as shown in Fig. 3 (h) . The calculated value of ΔRC in this method is in a good agreement with the experimental results which is extracted from the difference of Rtot between the MS-MS and MIS-MIS FETs. Its symmetric behavior for both the positive and negative VD is also consistent with the experimental data, serving as good evidence for the proposed theory.
We further investigate the dependence of the carrier transport on VD by plotting ln(JD/VD 2 ) versus 1/VD curves, as shown in Fig. 4 . For the MS-MS FET, no linear dependence is found even VD is up to 2 V. However, by introducing the MIS drain contact in the MS-MIS FET, J-V linearity induced by Fowler-Nordheim Tunneling (FNT) appears when VD > 0.12 V (see Fig. 4 (a) ).
Considering the identical MS source contact and the channel condition, it is clear that the drain contact plays an extremely important role in the overall transistor performance. The electron transport along the channel is governed by both the injection barrier at the source and the collection barrier at the drain, and thus the applied VD is divided by RcS, Rch, and RcD. Due to the significant reduction of RcD by introducing the MIS drain contact, the effective VD drop over RcS at the MS source contact becomes much higher compared to that in the MS-MS FET, and thus easily reaches to the threshold so the FNT occurs at the MS source contact. In contrast, for the case of the MIS-MIS FET, a more effective VD drop is allocated over Rch due to the reduction of both RcS and RcD.
Therefore, the carrier injection at the source is dominated by direct tunneling (DT) and thermionic emission (TE) (see Fig. 4 (b) ). The FNT at the source cannot occur unless a higher VD is applied. suggests the quantum mechanical tunneling as the predominant carrier transport mechanism in the MS-MIS FET, which is also consistent with the demonstration of the FNT in our prior discussion (see Fig. 4 (a) ). As a comparison, the MIS-MS FET shows a similar behavior like the MS-MS FET, because the MIS source contact under the positive VD barely affects the electron transport from the metal to the semiconductor (see Fig. 3 (b) and (e) ). The field-effect mobility (µFE), defined as (L/W)(1/Cox)(1/VD)(∂ID/∂VG), is calculated from the transfer characteristics, and the maximum values as a function of T are shown in Fig. 5 (c) . Here L is the channel length, W is the average channel width, and Cox is the capacitance of 285-nm-thick SiO2. It has to be mentioned that the direct comparison of the µFE values is not appropriate due to the asymmetry in the source and drain contacts as well as the channel geometry. However, their dependence on T, described by a power law as µFE ~ T γ , can directly indicate the difference in the carrier transport mechanism. It is intriguing to see that all the devices with the MIS contact at the drain, either in the MIS-MIS or MS-MIS FETs, possess a strong and consistent temperature dependence of µFE, and the exponent γ is obtained as ~0.6. As a comparison, for all the devices with the MS contact at the drain, either in the MS-MS or MIS-MS FETs, the value of µFE has a relatively weak temperature dependence and γ approximates to ~0.1. This result clearly indicates that the drain contact for carrier collection plays an important role in the overall carrier transport and transistor performance. This result is also consistent with our prior discussion that the MIS contact can significantly affect the electron transport from the semiconductor to the metal (e.g., the MIS contact at the drain under positive VD) but barely vary the transport on the opposite direction (e.g., the MIS contact at the source under positive VD).
Discussion
Following the discovery of the diode-like selective enhancement of the carrier transport through the MIS contact, we further investigate its impact on Rc and SBH using the TLM and T-dependent measurements. Two TLM devices are fabricated with an identical structure, but one has the MS contacts and another one has the MIS contacts. The value of Rc is extracted from a linear predication at room temperature and plotted as a function of VG, as shown in Fig. 6 (a) , where the off-state, on-state, and subthreshold regions are identified based the transfer characteristics in Fig.   5 (a) and Fig. S3 in Supporting information. In both off-and on-state regions, Rc with the MS contact is higher compared to that with the MIS contact, but becomes lower in the subthreshold region. The values of the SBH are extracted from the T-dependent output and transfer characteristics [18, 56, 57] of the MS-MS and MIS-MIS FETs, and they illustrate two important features, as shown in Fig. 6 (b) and Fig. S6 in Supporting Information. First, for both the MS-MS and MIS-MIS FETs, the SBH varies from positive to negative as the devices switch from the off state to the on state. The negative SBH has also been reported in the h-BN- [48] or graphene-decorated metal contacts [58] not only for 2D materials but also for the conventional semiconductors [59] . Various underlying mechanisms are proposed and they are still under debate, for example, the overshadow effect by high series resistance [59, 60] and the electric-field-driven modulation effect of the work functions [58, 61, 62] . Based on our experimental data, here we propose a new theory using the concept of the collection barrier at the drain for interpretation. In the conventional approach to extract the thermionic SBH, the positive SBH is used to describe the energy potential barrier which prevents the electron transport from the metal to the semiconductor at the source, and the contact at the drain is assumed to be an ideal Ohmic contact. However, if the drain contact is not an ideal case, the barrier at the drain could also prevent the electron collection, and thus the negative SBH describes the barrier preventing the carrier collection from the semiconductor to the metal. As illustrated in Fig. 6 (c) , when the device is at the off state, the electron transport is primarily limited by the injection barrier at the source, and the drain contact acts as an Ohmic contact. In contrast, the electron transport is mainly limited by the collection barrier at the drain when the device is at the on state, and the source contact is virtually transparent due to a high tunneling probability. The transition between these two occurs in the subthreshold region. Second, the absolute SBH value of the MIS-MIS FET, either for the carrier injection (positive SBH) or carrier collection (negative SBH), is always lower in the off-and on-state regions than that in the MS-MS FET but higher in the subthreshold region (see Fig. 6 (b) ). This result is very consistent with the VG-dependent Rc obtained from the TLM devices (see Fig. 6 (a) ), serving as good evidence to prove the concept of the collection barrier.
Moreover, based on the energy band diagrams of the collection barrier (see Fig. 6 (c) ), one can expect that the carrier transport mechanism through the MIS drain contact is a combination TE and quantum tunneling. When the collection barrier dominates, the electrons with high kinetic energies transport from the semiconductor to the metal by the DT, and the ones with low energies transport by the TE and thermionic field emission (TFE). As T increases, the electron distribution (n) in the conduction band is widened to a higher energy range, and thus more electrons can tunnel through the MIS drain contact. This result is also consistent with the experimental observation of the strong T dependence of µFE in MIS-MIS and MS-MIS FETs (see Fig. 5 (c) ).
In conclusion, we demonstrate the improved contact condition and consequently the device performance of MoS2 FETs by using the MIS contacts decorated by monolayer h-BN. The novel diode-like selective enhancement of the carrier transport through the MIS contact is revealed, where the MIS contact significantly reduces the contact resistance and boost the electron transport from the semiconductor to the metal, but barely affects the electron transport oppositely. We also interpret the negative SBH obtained from the T-dependent measurement using the concept of carrier collection barrier at the drain, and demonstrate its critical role in the carrier transport.
Methods
Material synthesis and characterization. The monolayer MoS2 was synthesized using a customized two-zone chemical vapor deposition (CVD) system [53] . Specifically, ammonium heptamolybdate (AHM) was used as a water-soluble Mo precursor, and NaOH was used as a watersoluble promoter. Their mixed solution was spin-coated on a SiO2/Si growth substrate. The reaction between Mo and Na produced Na2MoO4 compounds and then become MoS2 after S vapor injection. We optimized the annealing time to control the size of the isolated monolayer triangular 
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